UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

26794

7590

11/21/2008

TYCO TECHNOLOGY RESOURCES 4550 NEW LINDEN HILL ROAD, SUITE 140 WILMINGTON, DE 19808-2952 EXAMINER

GUZMAN, APRIL S

ART UNIT PAPER NUMBER

2618

DATE MAILED: 11/21/2008

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/737,375	12/16/2003	Mark F. Kelcourse	17988A (1521-R-CIP-02)	5358

TITLE OF INVENTION: APPARATUS, METHODS AND ARTICLES OF MANUFACTURE FOR A MULTI-BAND SWITCH

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	02/23/2009

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where n

appropriate. All further indicated unless correcte maintenance fee notifica	ed below or directed oth	ng the Patent, advance on erwise in Block 1, by (orders and notification (a) specifying a new co	of m orresp	paintenance fees v pondence address;	vill be and/or	mailed to the current or (b) indicating a separ	correspondence address as ate "FEE ADDRESS" for
CURRENT CORRESPOND		Fee(s	s) Transmittal. Th: rs. Each additiona	is certif I paper	ficate cannot be used fo	domestic mailings of the rany other accompanying t or formal drawing, must		
26794 TYCO TECHN 4550 NEW LIN WILMINGTON			I here State addre trans	Cer eby certify that th is Postal Service v essed to the Mail mitted to the USP	tificate is Fee(vith suf Stop TO (57	e of Mailing or Transn s) Transmittal is being ficient postage for first ISSUE FEE address a 1) 273-2885, on the da	deposited with the United class mail in an envelope above, or being facsimile te indicated below.	
								(Depositor's name)
								(Signature)
	_							(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENT	TOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
10/737,375	12/16/2003	ona navar na	Mark F. Kelcourse				A (1521-R-CIP-02)	5358
TITLE OF INVENTION			_					
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE D	UE	PREV. PAID ISSU.	E FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	_	\$0 7		\$1810	02/23/2009
EXAM		ART UNIT	CLASS-SUBCLASS					
GUZMAN 1. Change of corresponde	*	2618	455-078000 2. For printing on t	ha na	stant front nago li	-+		
CFR 1.363). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Custome Number is required.			registered attorney or agent) and the names of up to					
recordation as set fort (A) NAME OF ASSI	less an assignee is ident h in 37 CFR 3.11. Comp GNEE	ified below, no assignee oletion of this form is NO	e data will appear on the DT a substitute for filing (B) RESIDENCE: (C	ne pa g an a CITY	tent. If an assign ssignment. and STATE OR C	COUNT	TRY)	cument has been filed for
Please check the appropr	iate assignee category or	categories (will not be p	rinted on the patent):	Ц	Individual 🖵 Co	orporati	ion or other private grou	up entity Government
4a. The following fee(s) Issue Fee Publication Fee (N Advance Order - +	permitted)	 4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above) A check is enclosed. Payment by credit card. Form PTO-2038 is attached. The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number (enclose an extra copy of this form). 						
	s SMALL ENTITY statu	is. See 37 CFR 1.27.					ΓΙΤΥ status. See 37 CF	
NOTE: The Issue Fee an interest as shown by the	d Publication Fee (if requeecords of the United Sta	uired) will not be accepte tes Patent and Trademark	ed trom anyone other th k Office.	an th	ie applicant; a regi	stered	attorney or agent; or the	assignee or other party in
Authorized Signature	Date							
Typed or printed name			Registration No.					
an application Confiden	tiality is governed by 35 d application form to the ions for reducing this but irginia 22313-1450. DC	U.S.C. 122 and 37 CFR	1.14 This collection is	s esti	mated to take 12.1	minutes	s to complete including	by the USPTO to process); gathering, preparing, and the you require to complete truent of Commerce, P.O. or Patents, P.O. Box 1450,

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/737,375	12/16/2003	Mark F. Kelcourse	17988A (1521-R-CIP-02)	5358	
26794 7:	590 11/21/2008		EXAM	INER	
TYCO TECHNO	LOGY RESOURCE	GUZMAN, APRIL S			
	EN HILL ROAD, SUIT	ART UNIT	PAPER NUMBER		
WILMINGTON, I	DE 19808-2952		2618		
			DATE MAILED: 11/21/2008		

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 1374 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 1374 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 (571)-272-4200.

	Application No.	Applicant(s)
	10/737,375	KELCOURSE ET AL.
Notice of Allowability	Examiner	Art Unit
	APRIL S. GUZMAN	2618
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIP of the Office or upon petition by the applicant. See 37 CFR 1.313 1. This communication is responsive to 08/14/2007. The allowed claim(s) is/are 1-3,9-13,21-23 and 25-30.	(OR REMAINS) CLOSED ir or other appropriate commu IGHTS. This application is s and MPEP 1308.	n this application. If not included unication will be mailed in due course. THIS subject to withdrawal from issue at the initiative
 Acknowledgment is made of a claim for foreign priority ur a) ☐ All b) ☐ Some* c) ☐ None of the: 	nder 35 U.S.C. § 119(a)-(d)	or (f).
1. ☐ Certified copies of the priority documents have	e been received.	
2. ☐ Certified copies of the priority documents have		on No.
3. ☐ Copies of the certified copies of the priority do	• • • • • • • • • • • • • • • • • • • •	<u> </u>
International Bureau (PCT Rule 17.2(a)).		3
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 4. A SUBSTITUTE OATH OR DECLARATION must be subm	IENT of this application.	
INFORMAL PATENT APPLICATION (PTO-152) which give	es reason(s) why the oath o	
5. CORRECTED DRAWINGS (as "replacement sheets") mus		(DTO 040)
(a) ☐ including changes required by the Notice of Draftspers	•	w (PTO-948) attached
 1) ☐ hereto or 2) ☐ to Paper No./Mail Date (b) ☐ including changes required by the attached Examiner's 		in the Office action of
Paper No./Mail Date		
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t		
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 		
Attachment(s) 1. ☑ Notice of References Cited (PTO-892)		formal Patent Application
2. Notice of Draftperson's Patent Drawing Review (PTO-948)		ummary (PTO-413), /Mail Date
3. Information Disclosure Statements (PTO/SB/08),		Amendment/Comment
Paper No./Mail Date 11/04/04, 06/17/08 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	_	Statement of Reasons for Allowance
	9.	:

DETAILED ACTION

Response to Amendment

The Examiner acknowledges the receipt of the Applicant's amendment filed on 08/14/2007. Claims 4-8, 14-20 and 24 have been canceled. Claims 1, 9-13, 21-23 have been amended. Claims 25-30 have been added. Claims 1-3, 9-13, 21-23, and 25-30 are therefore currently pending in the present application.

Allowable Subject Matter

Claims 1-3, 9-13, 21-23, and 25-30 are allowed.

Consider **claim 1**, the best prior art of record found during the examination of the present application, Gerlach (U.S. Patent # 6,518,855) in view of Khabbaz (U.S. Patent # 6,351,183), fail to specifically teach, suggest or disclose a single-die integrated circuit for switching among a plurality of transmission ports and a plurality of received reports, comprising: a transmitter switching section having a plurality of transmission ports, said transmitter switching section operable to switch a selected one of the plurality of transmission ports to a transmission node wherein, *for each transmission port, the transmission switching section includes a plurality of FETs having current paths coupled in series with each other* and operable to couple the transmission port to the transmission node, wherein a first one of the FETs proximate the respective transmission port has a current path with a first end coupled to the transmission port and a gate; a first feed-forward capacitor coupled between said first end of said current path and said gate of said first one of the FETs; and a receiver switching section having a plurality of received ports, said receiver switching section operable to switch a selected one of the plurality of received reports to the transmission node.

Gerlach teach semiconductor switching elements such as field effect transistors which are integrated on a circuit in the form of a Monolithic Microwave Circuit. The circuit is connected to at least two transmitting apparatuses and at least two receiving apparatuses in which case the transmitters and receivers respectively differ in that they operate on different frequency bands (column 1 lines 41-67 and column 2 lines 20-54). Gerlach also teach a first transmitter which is used for frequency band 1, is connected to antenna 1, the receiver for frequency band 2 is connected to antenna 2. The circuit is constructed monolithically in an integrated manner. The switch 1 is formed by FETS 9 to 12. FETs 9 and 11 as well as 10 and 12, respectively, are working together to connect Tx Band 1 or TX Band 2 with terminal Tx. FETs 9 and 12 are controlled by varying the gate potential, FETs 11 and 10 are controlled by varying the potentials of the source of the drain (column 3 lines 18-62).

Khabbaz teach a switched amplifying device according to an embodiment of the present invention designed to amplify over a 1.8 GHz to 2 GHz frequency band and having two gain stages in a cascade configuration. The dual gain stage embodiment of the switched amplifying device comprises the amplifying FET (8), which in the dual gain stage embodiment is termed a first amplifying FET (8), and a second amplifying FET (108). The first amplifying FET (8) produces an amplified signal at the drain (9). The switched amplifying device further comprises a second amplifying FET having a gate (111) which is coupled to receive and further amplify the amplified signal to achieve higher gain than in the single gain stage embodiment shown in FIG. 4 of the drawings. The drain (9) of the first amplifying FET (8) is connected to the gate (111) of the second amplifying FET (108) through a matching series capacitor (50) (Figure 8, column 6 lines 55-67 and column 7 lines 1-40).

These teachings clearly differ from the present application, therefore, claim 1 is considered novel and non-obvious over the prior art and therefore is allowed.

Claims 2-3, 9, and 25-27 depend on allowable claim 1, therefore these claims are also allowed.

Consider claim 10, the best prior art of record found during the examination of the present application, Gerlach (U.S. Patent # 6,518,855) in view of Khabbaz (U.S. Patent # 6,351,183), fail to specifically teach, suggest or disclose a single-die multiband switch for wireless communication, comprising: an antenna port; a plurality of transmitter ports, for each transmitter port a switching topology operable to switch the transmitter port to the antenna port; and a plurality of received ports, a switching topology operable to switch a selected one of said receiver ports to the antenna port, said switching topologies comprising a multiple-stage switching circuit, a first stage of the multiple-stage switching circuit selectively connecting or isolating the antenna port from the multiple-stage switching topology, and a last stage of the multiple-stage switching topology selectively connecting or isolating a plurality of the receiver ports from the multi-stage switching topology, wherein said last stage includes, for each receiver port, a signal path FET having a current path controllable to connect the receiver port to an intermediate node, said first stage operable to connect the intermediate node to the antenna port, and wherein each said signal path FET has a gate to which a control signal is applied, a shunt FET having a drain coupled to the gate of the signal path FET, a source coupled to ground, and operable to enhance isolation of the receiver port from the intermediate node when the signal path FET is in and OFF state.

Gerlach teach semiconductor switching elements such as field effect transistors which are integrated on a circuit in the form of a Monolithic Microwave Circuit. The circuit is connected to at least two transmitting apparatuses and at least two receiving apparatuses in which case the transmitters and receivers respectively differ in that they operate on different frequency bands (column 1 lines 41-67 and column 2 lines 20-54). Gerlach also teach a first transmitter which is used for frequency band 1, is connected to antenna 1, the receiver for frequency band 2 is connected to antenna 2. The circuit is constructed monolithically in an integrated manner. The switch 1 is formed by FETS 9 to 12. FETs 9 and 11 as well as 10 and 12, respectively, are working together to connect Tx Band 1 or TX Band 2 with terminal Tx. FETs 9 and 12 are controlled by varying the gate potential, FETs 11 and 10 are controlled by varying the potentials of the source of the drain (column 3 lines 18-62).

Khabbaz teach a switched amplifying device according to an embodiment of the present invention designed to amplify over a 1.8 GHz to 2 GHz frequency band and having two gain stages in a cascade configuration. The dual gain stage embodiment of the switched amplifying device comprises the amplifying FET (8), which in the dual gain stage embodiment is termed a first amplifying FET (8), and a second amplifying FET (108). The first amplifying FET (8) produces an amplified signal at the drain (9). The switched amplifying device further comprises a second amplifying FET having a gate (111) which is coupled to receive and further amplify the amplified signal to achieve higher gain than in the single gain stage embodiment shown in FIG. 4 of the drawings. The drain (9) of the first amplifying FET (8) is connected to the gate (111) of the second amplifying FET (108) through a matching series capacitor (50) (Figure 8, column 6 lines 55-67 and column 7 lines 1-40).

These teachings clearly differ from the present application, therefore, claim 10 is considered novel and non-obvious over the prior art and therefore is allowed.

Claims 11-13 depend on allowable claim 10, therefore these claims are also allowed.

Consider claim 21, the best prior art of record found during the examination of the present application, Gerlach (U.S. Patent # 6,518,855) in view of Khabbaz (U.S. Patent # 6,351,183), fail to specifically teach, suggest or disclose a method of switching one of a plurality of transmitters and a plurality of receivers to a transmitter/receiver antenna, comprising the steps of: connecting each transmitter to a respective one of the plurality of transmitter ports formed on a single integrated circuit die; connecting each receiver to a respective one of a plurality of received reports formed on the die; controlling a selected one of a plurality of switching topologies~ each associated with a respective one of the transmitter and receiver ports~ to connect a respective selected one of the transmitter and receiver ports to an antenna port formed on the die; and controlling other ones of the switching topologies to isolate others of the transmitter and receiver ports from the antenna port; for a selected one of the receiver or transmitter ports, switching a transistor having a signal path between an associated one of the receiver or transmitter ports and the antenna to an ON state to pass a signal from said associated receiver or transmitter port through said current path of the signal path transistor; turning off an associated shunt transistor having a drain connected to a gate of the at least one signal path transistor so as to isolate the gate from ground; for at least one other receiver or transmitter port, switching a transistor having a signal path between an associated one of the receiver or transmitter ports and the antenna to an OFF state; and turning on an associated shunt transistor having a drain connected to a gate of the at least one other signal path

transistor such that the gate is coupled to ground so as to enhance the isolation of the at least one other receiver or transmitter port from the associated receiver or transmitter port.

Therefore, claim 21 is considered novel and non-obvious over Gerlach in view of Khabbaz, therefore claim 21 is allowed.

Claims 22-23 depend on allowable claim 21, therefore claims 22-23 are also allowed.

Consider claim 28, the best prior art of record found during the examination of the present application, Gerlach (U.S. Patent # 6,518,855) in view of Khabbaz (U.S. Patent # 6,351,183), fail to specifically teach, suggest or disclose a single-die integrated circuit for switching among a plurality of transmission ports and a plurality of received reports, comprising: a transmitter switching section having a plurality of transmission ports, said transmitter switching section operable to switch a selected one of the plurality of transmission ports to a transmission node wherein, for each transmission port, the transmission switching section includes a plurality of FETs having current paths coupled in series with each other and operable to couple the transmission port to the transmission node, wherein a last one of the FETs proximate the transmission node has a current path with a first end coupled to the transmission node and a gate; a first feed-forward capacitor coupled between said first end of said current path and said gate of said last one of the FETs; and a receiver switching section having a plurality of received ports, said receiver control section operable to switch a selected one of the plurality of received reports to the transmission node.

Gerlach teach semiconductor switching elements such as field effect transistors which are integrated on a circuit in the form of a Monolithic Microwave Circuit. The circuit is connected to at least two transmitting apparatuses and at least two receiving apparatuses in which case the

transmitters and receivers respectively differ in that they operate on different frequency bands (column 1 lines 41-67 and column 2 lines 20-54). Gerlach also teach a first transmitter which is used for frequency band 1, is connected to antenna 1, the receiver for frequency band 2 is connected to antenna 2. The circuit is constructed monolithically in an integrated manner. The switch 1 is formed by FETS 9 to 12. FETs 9 and 11 as well as 10 and 12, respectively, are working together to connect Tx Band 1 or TX Band 2 with terminal Tx. FETs 9 and 12 are controlled by varying the gate potential, FETs 11 and 10 are controlled by varying the potentials of the source of the drain (column 3 lines 18-62).

Khabbaz teach a switched amplifying device according to an embodiment of the present invention designed to amplify over a 1.8 GHz to 2 GHz frequency band and having two gain stages in a cascade configuration. The dual gain stage embodiment of the switched amplifying device comprises the amplifying FET (8), which in the dual gain stage embodiment is termed a first amplifying FET (8), and a second amplifying FET (108). The first amplifying FET (8) produces an amplified signal at the drain (9). The switched amplifying device further comprises a second amplifying FET having a gate (111) which is coupled to receive and further amplify the amplified signal to achieve higher gain than in the single gain stage embodiment shown in FIG. 4 of the drawings. The drain (9) of the first amplifying FET (8) is connected to the gate (111) of the second amplifying FET (108) through a matching series capacitor (50) (Figure 8, column 6 lines 55-67 and column 7 lines 1-40).

These teachings clearly differ from the present application, therefore, claim 28 is considered novel and non-obvious over the prior art and therefore is allowed.

Claim 29 depend on allowable claim 28; therefore claim 29 is also allowed.

Consider **claim 30**, the best prior art of record found during the examination of the present application, Gerlach (U.S. Patent # 6,518,855) in view of Khabbaz (U.S. Patent # 6,351,183), fail to specifically teach, suggest or disclose a single-die integrated circuit for switching among a plurality of transmission ports and a plurality of received reports, comprising: a transmitter switching section having a plurality of transmission ports, said transmitter switching section operable to switch a selected one of the plurality of transmission ports to a transmission node wherein, for each transmission port, the transmission switching section includes a plurality of FETs having current paths coupled in series with each other and operable to couple the transmission port to the transmission node; a bypass resistor coupled in parallel with the current paths of the plurality of FETs in series; and a receiver switching section having a plurality of received ports, said receiver switching section operable to switch a selected one of the plurality of received reports to the transmission node.

Gerlach teach semiconductor switching elements such as field effect transistors which are integrated on a circuit in the form of a Monolithic Microwave Circuit. The circuit is connected to at least two transmitting apparatuses and at least two receiving apparatuses in which case the transmitters and receivers respectively differ in that they operate on different frequency bands (column 1 lines 41-67 and column 2 lines 20-54). Gerlach also teach a first transmitter which is used for frequency band 1, is connected to antenna 1, the receiver for frequency band 2 is connected to antenna 2. The circuit is constructed monolithically in an integrated manner. The switch 1 is formed by FETS 9 to 12. FETs 9 and 11 as well as 10 and 12, respectively, are working together to connect Tx Band 1 or TX Band 2 with terminal Tx. FETs 9 and 12 are

Application/Control Number: 10/737,375 Page 10

Art Unit: 2618

controlled by varying the gate potential, FETs 11 and 10 are controlled by varying the potentials

of the source of the drain (column 3 lines 18-62).

Khabbaz teach a switched amplifying device according to an embodiment of the present

invention designed to amplify over a 1.8 GHz to 2 GHz frequency band and having two gain

stages in a cascade configuration. The dual gain stage embodiment of the switched amplifying

device comprises the amplifying FET (8), which in the dual gain stage embodiment is termed a

first amplifying FET (8), and a second amplifying FET (108). The first amplifying FET (8)

produces an amplified signal at the drain (9). The switched amplifying device further comprises

a second amplifying FET having a gate (111) which is coupled to receive and further amplify the

amplified signal to achieve higher gain than in the single gain stage embodiment shown in FIG. 4

of the drawings. The drain (9) of the first amplifying FET (8) is connected to the gate (111) of

the second amplifying FET (108) through a matching series capacitor (50) (Figure 8, column 6

lines 55-67 and column 7 lines 1-40).

These teachings clearly differ from the present application, therefore, claim 30 is

considered novel and non-obvious over the prior art and therefore is allowed.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure: see PTO-892 Notice of References Cited.

Any response to this Office Action should be **faxed to** (571) 273-8300 **or mailed to**:

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Application/Control Number: 10/737,375 Page 11

Art Unit: 2618

Hand-delivered responses should be brought to

Customer Service Window

Randolph Building

401 Dulany Street

Alexandria, VA 22314

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to April S. Guzman whose telephone number is 571-270-1101. The

examiner can normally be reached on Monday - Thursday, 8:00 a.m. - 5:00 p.m., EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew Anderson can be reached on 571-272-4177. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/April S. Guzman/

Examiner, Art Unit 2618

/Matthew D. Anderson/

Supervisory Patent Examiner, Art Unit 2618